Merge pull request #156 from p12nGH/noncontiguous_harts

[riscv-isa-sim.git] / riscv / insns / fsq.h

require_extension('Q');
require_fp;
MMU.store_float128(RS1 + insn.s_imm(), FRS2);