temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / lbu.h
1 RD = mmu.load_uint8(RS1+SIMM);