Support setting ISA/subsets with --isa flag
[riscv-isa-sim.git] / riscv / insns / lr_w.h
1 require_extension('A');
2 p->get_state()->load_reservation = RS1;
3 WRITE_RD(MMU.load_int32(RS1));