Refactor and fix LR/SC implementation (#217)

[riscv-isa-sim.git] / riscv / insns / lr_w.h

require_extension('A');
MMU.acquire_load_reservation(RS1);
WRITE_RD(MMU.load_int32(RS1));