[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / lwu.h

require_xpr64;
RD = mmu.load_uint32(RS1+SIMM);