[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / mffsr.h
1 require_fp;
2 RD = fsr;