[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / movn.h

require_vector;
if (RS1 & 0x1) RD = RS2;