temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / or.h
1 RD = RS1 | RS2;