temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / ori.h
1 RD = SIMM | RS1;