[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / ori.h

RD = SIMM | RS1;