[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / remuw.h

require_xpr64;
if(RS2 == 0)
  RD = RS1;
else
  RD = sext32(zext_xprlen(RS1) % zext_xprlen(RS2));