temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / sh.h
1 mmu.store_uint16(RS1+BIMM, RS2);