[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / slti.h

RD = sreg_t(cmp_trunc(RS1)) < sreg_t(cmp_trunc(SIMM));