[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / sltiu.h
1 RD = cmp_trunc(RS1) < cmp_trunc(SIMM);