[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / srliw.h

require_xpr64;
RD = sext32((uint32_t)RS1 >> SHAMTW);