[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / utidx.h
1 require_vector;
2 RD = utidx;