[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / vlsthu.h

require_vector;
VEC_LOAD(RD, load_uint16, RS2);