temporary undoing of renaming

[riscv-isa-sim.git] / riscv / insns / vlstwu.h

require_vector;
VEC_LOAD(RD, load_uint32, RS2);