[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / vlwu.h
1 require_vector;
2 VEC_LOAD(RD, load_uint32, 4);