temporary undoing of renaming

[riscv-isa-sim.git] / riscv / insns / vmst.h

require_vector;
assert(0 <= RS2 && RS2 < MAX_UTS);
UT_RD(RS2) = RS1;