projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / vmvv.h
1 require_vector;
2 UT_LOOP_START
3 UT_LOOP_RD = UT_LOOP_RS1;
4 UT_LOOP_END
Simple-V augmented version of spike