[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / vsetvl.h

require_vector;
setvl(RS1);
RD = VL;