[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / vsstd.h

require_vector;
require_xpr64;
VEC_STORE(RD, store_uint64, RS2);