[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / xori.h

RD = SIMM ^ RS1;