FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.X
[riscv-isa-sim.git] / spike_main / spike_main.ac
1