projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix debug reset.
[riscv-isa-sim.git] / tests / ebreak.s
1 .global main
2 main:
3 li a0, 0
4 ebreak
5 ret
Simple-V augmented version of spike