projects / riscv-tests.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: c775874)
test of fp16 elwidth
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 31 Oct 2018 00:22:28 +0000 (00:22 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 31 Oct 2018 00:22:28 +0000 (00:22 +0000)
isa/rv64uf/sv_fadd_elwidth.S patch | blob | history

diff --git a/isa/rv64uf/sv_fadd_elwidth.S b/isa/rv64uf/sv_fadd_elwidth.S
index f0620f2ced6181b6aba9ca32fdaa97c5d260872d..9b5bc0d9b36d3e0bd20f8b77d8f03b3a36ea1084 100644 (file)
--- a/isa/rv64uf/sv_fadd_elwidth.S
+++ b/isa/rv64uf/sv_fadd_elwidth.S
@@ -18,7 +18,7 @@ RVTEST_CODE_BEGIN   # Start of test code.
         SV_FLW_DATA( f7, testdata+12, 0)
 
         SET_SV_MVL(2)
-        SET_SV_3CSRS( SV_REG_CSR(0, 2, 0, 2, 1),
+        SET_SV_3CSRS( SV_REG_CSR(0, 2, 2, 2, 1),
                       SV_REG_CSR(0, 4, 0, 4, 1),
                       SV_REG_CSR(0, 6, 0, 6, 1) )
         SET_SV_VL(2)
@@ -47,10 +47,8 @@ testdata:
         .float 1.0
         .float 2.0
 answer:
-        #.word 0x5140
-        #.word 0x5100
-        .float 42.0
-        .float 44.0
+        .word 0xffff5140
+        .word 0xffff5180
 
 # Output data section.
 RVTEST_DATA_BEGIN   # Start of test output data region.