git.libre-soc.org Git - riscv-tests.git/search

2018-10-07	Luke Kenneth Casson...	add 3 registers to sv c.lwsp	commit \| commitdiff \| tree
2018-10-07	Luke Kenneth Casson...	add s.swsp sv test	commit \| commitdiff \| tree
2018-10-06	Luke Kenneth Casson...	add sv c_lwsp unit test	commit \| commitdiff \| tree
2018-10-05	Luke Kenneth Casson...	whoops overwrote x2	commit \| commitdiff \| tree
2018-10-04	Luke Kenneth Casson...	add twin-predicated sv c_mv unit test (no zeroing)	commit \| commitdiff \| tree
2018-10-04	Luke Kenneth Casson...	add sv c.mv twin-predication unit test	commit \| commitdiff \| tree
2018-10-02	Luke Kenneth Casson...	actually sv vector-vector add worked fine	commit \| commitdiff \| tree
2018-10-02	Luke Kenneth Casson...	add rv64ud sv fadd test, shows flaw in loop for 3-arg...	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	add vector-vector sv add	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	add sv addi predicated unit test, including inversion...	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	add extra sv test comments	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	update sv test comments	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	add sv scalar src test which highlighted flaw in spike-sv	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	add redirection sv unit test	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	augment sv_addi test using macros	commit \| commitdiff \| tree
2018-10-01	Luke Kenneth Casson...	add first unit test for simple-v	commit \| commitdiff \| tree

RSS Atom