reduce number of d-cache lines in microwatt fpga mode
[soc.git] / NEWS.txt
1 # Version 0.0.1 Release
2
3 First version of Libre-SOC uploaded to PyPI.