reorg of PLL, routed out into peripheral interconnect