Zero-extend flw, fmv_s_x instructions
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1