projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 59ab3aa) | patch
Zero-extend flw, fmv_s_x instructions
authorChristopher Celio <celio@eecs.berkeley.edu>
Tue, 15 Sep 2015 22:05:11 +0000 (15:05 -0700)
committerChristopher Celio <celio@eecs.berkeley.edu>
Tue, 15 Sep 2015 22:05:11 +0000 (15:05 -0700)
commit95d49c1d512e87a36107c31fb0c0598a2554751b
treefb6c9528ff9753a037f3d18051dda248ce628de2tree
parent59ab3aadcaf5dc0f15bbd93abef3411208118d99commit | diff
Zero-extend flw, fmv_s_x instructions

   - This makes Spike more consistent with its zero-extending behavior
     regarding other SP operations when placed into the 64b f-registers.
riscv/insns/flw.h diff | blob | history
riscv/insns/fmv_s_x.h diff | blob | history
Simple-V augmented version of spike