Zero-extend flw, fmv_s_x instructions

[riscv-isa-sim.git] / riscv / insns / fmv_s_x.h

require_extension('F');
require_fp;
WRITE_FRD(zext32(RS1));