Exceptions in Debug Mode, stay in Debug Mode.
[riscv-isa-sim.git] / riscv / gdbserver.cc
2016-05-23 Tim NewsomeExceptions in Debug Mode, stay in Debug Mode.
2016-05-23 Tim NewsomeRead FP registers, and general CSRs*
2016-05-23 Tim NewsomeContinue works well enough for DebugTest.test_exit
2016-05-23 Tim NewsomeRefactor how we track in-progress operations.
2016-05-23 Tim Newsomegdb can attach and read the PC:
2016-05-23 Tim Newsomeprocessor_t unfriends gdbserver_t.
2016-05-23 Tim NewsomeCorrectly read PC on halt.
2016-05-23 Tim NewsomeFix store to clear debug interrupt.
2016-05-23 Tim NewsomeAdd debug_module bus device.
2016-05-23 Tim NewsomeROM -> RAM -> ROM, waiting for debug int.
2016-05-23 Tim NewsomeWhen gdb connects, jump to Debug ROM and segfault.
2016-05-23 Tim NewsomeGutting direct-access gdb.
2016-05-23 Tim NewsomeAdd --gdb-port
2016-05-23 Tim NewsomeMinor cleanup.
2016-05-23 Tim NewsomeUpdate regnum handling to match gdb CSR changes.
2016-05-23 Tim NewsomeImplement register writes.
2016-05-23 Tim NewsomeImplement reading of CSRs.
2016-05-23 Tim NewsomeAdd some tests that pass and test something.
2016-05-23 Tim NewsomeFlush icache when using swbps and report to gdb.
2016-05-23 Tim NewsomeSoftware breakpoints seem to work.
2016-05-23 Tim NewsomeRewrite GPL'd code from OpenOCD.
2016-05-23 Tim NewsomeLooks like single step works.
2016-05-23 Tim NewsomeAdd -H to start halted.
2016-05-23 Tim NewsomeImplement binary memory write.
2016-05-23 Tim NewsomeNow you can halt/continue from gdb.
2016-05-23 Tim NewsomeRegister read looks sane now.
2016-05-23 Tim Newsomegdb can now read spike memory.
2016-05-23 Tim NewsomeHack to the point where gdb reads a register.
2016-05-23 Tim NewsomeListen on a socket for gdb to connect to.