projects / riscv-isa-sim.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Remove already-implemented TODO.
[riscv-isa-sim.git] / tests /
2016-05-23 Tim NewsomeForce gdb to not print entry values. tree | commitdiff
2016-05-23 Tim Newsomemprv test now breaks like it's supposed to. tree | commitdiff
2016-05-23 Tim NewsomeMake -H halt the core right out of reset. tree | commitdiff
2016-05-23 Tim NewsomeHalt when gdb user hits ^C. tree | commitdiff
2016-05-23 Tim NewsomeFix reading CSRs. tree | commitdiff
2016-05-23 Tim NewsomeSingle step appears to work. tree | commitdiff
2016-05-23 Tim NewsomeOnly halt on ebreak if a debugger is attached. tree | commitdiff
2016-05-23 Tim NewsomeTest ebreak without gdb. tree | commitdiff
2016-05-23 Tim NewsomeAdd --gdb-port tree | commitdiff
2016-05-23 Tim NewsomeDo a better job checking CSR functionality. tree | commitdiff
2016-05-23 Tim NewsomeRename gdbserver-smoke.py to gdbserver.py. tree | commitdiff
2016-05-23 Tim NewsomeTest 'info registers all' as well as 'info all-registers' tree | commitdiff
2016-05-23 Tim NewsomeMinor cleanup. tree | commitdiff
2016-05-23 Tim NewsomeUpdate regnum handling to match gdb CSR changes. tree | commitdiff
2016-05-23 Tim NewsomeForgot to add this source. tree | commitdiff
2016-05-23 Tim NewsomeImplement register writes. tree | commitdiff
2016-05-23 Tim NewsomeProperly clean up spike. tree | commitdiff
2016-05-23 Tim NewsomeImplement reading of CSRs. tree | commitdiff
2016-05-23 Tim NewsomeAdd some tests that pass and test something. tree | commitdiff
Simple-V augmented version of spike