add GPIOs to south bank, move UART SPI SDR over by one (Mux1 column)