[xcc,sim,opcodes] added more RVC instructions

[riscv-isa-sim.git] / riscv / insns / c_slli.h

require_rvc;
if(xpr64)
  CRDS = CRDS << CIMM5U;
else
  CRDS = sext32(CRDS << CIMM5U);