projects / riscv-isa-sim.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
dbus -> dmi
[riscv-isa-sim.git] / riscv / jtag_dtm.cc
2017-02-13 Tim Newsomedbus -> dmi blob | commitdiff | raw
2017-02-13 Tim NewsomeAbstract register read mostly working. blob | commitdiff | raw | diff to current
2017-02-12 Tim NewsomeFix stack overflow and support --rbb-port=0 blob | commitdiff | raw | diff to current
2017-02-09 Tim NewsomeServe up a correct dmcontrol register. blob | commitdiff | raw | diff to current
2017-02-07 Tim NewsomeOpenOCD does a dmi read and gets dummy value back. blob | commitdiff | raw | diff to current
2017-02-07 Tim NewsomeRefactor remote bitbang code. blob | commitdiff | raw | diff to current
Simple-V augmented version of spike