projects / riscv-isa-sim.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Merge pull request #117 from riscv/multicore_debug
[riscv-isa-sim.git] / riscv / jtag_dtm.h
2017-05-17 Palmer DabbeltMerge remote-tracking branch 'origin/priv-1.10' blob | commitdiff | raw
2017-05-16 Palmer DabbeltMerge remote-tracking branch 'origin/debug-0.13' into... blob | commitdiff | raw
2017-04-17 Megan WachsMerge remote-tracking branch 'origin/priv-1.10' into... blob | commitdiff | raw
2017-02-22 Tim NewsomeImprove debug performance. blob | commitdiff | raw
2017-02-13 Tim Newsomedbus -> dmi blob | commitdiff | raw | diff to current
2017-02-09 Tim NewsomeServe up a correct dmcontrol register. blob | commitdiff | raw | diff to current
2017-02-07 Tim NewsomeOpenOCD does a dmi read and gets dummy value back. blob | commitdiff | raw | diff to current
2017-02-07 Tim NewsomeRefactor remote bitbang code. blob | commitdiff | raw | diff to current
Simple-V augmented version of spike