projects / rv32.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
add MISA and MIE
[rv32.git] / cpu.py
2018-11-25 Luke Kenneth Casso... add MISA and MIE blob | commitdiff | raw
2018-11-25 Luke Kenneth Casso... add more logic and mstatus blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... calculate lui_auipc blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... minor reorg, add alu blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... minor reorg, add alu blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... convert loaded value blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... load value blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... more cpu logic blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... small cpu reorg blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... add load/store misaligned blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... add CPU decoder instance blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... add cpuFetchStage instance blob | commitdiff | raw | diff to current
2018-11-25 Luke Kenneth Casso... adding call out to cpu_memory_interface verilog module... blob | commitdiff | raw | diff to current
2018-11-24 Luke Kenneth Casso... stub cpu.py blob | commitdiff | raw | diff to current