projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Add separate memory clock register to SYSCON
[soc.git] / src / soc / bus / syscon.py
2022-04-14 Raptor Engineering... Add separate memory clock register to SYSCON blob | commitdiff | raw
2022-04-11 Raptor Engineering... Separate core and nest clocks in Microwatt SYSCON blob | commitdiff | raw | diff to current
2022-04-08 Luke Kenneth Casso... syntax error blob | commitdiff | raw | diff to current
2022-04-08 Luke Kenneth Casso... add dram to SysCon blob | commitdiff | raw | diff to current
2022-04-08 Luke Kenneth Casso... add SPI offset to microwatt syscon blob | commitdiff | raw | diff to current
2022-02-15 Luke Kenneth Casso... add SysCon reg_info, has uart and has large SYSCON blob | commitdiff | raw | diff to current
2022-02-15 Luke Kenneth Casso... add beginnings of syscon bus peripheral blob | commitdiff | raw | diff to current