Implement and test a "phased write port" memory