Make -H halt the core right out of reset.
[riscv-isa-sim.git] / riscv / execute.cc
2016-05-23 Tim NewsomeMake -H halt the core right out of reset.
2016-05-23 Tim NewsomeFix reading CSRs.
2016-05-23 Tim NewsomeSingle step appears to work.
2016-05-23 Tim NewsomeExceptions in Debug Mode, stay in Debug Mode.
2016-05-23 Tim Newsomegdb can attach and read the PC:
2016-05-23 Tim Newsomeprocessor_t unfriends gdbserver_t.
2016-05-23 Tim NewsomeAdd debug_module bus device.
2016-05-23 Tim NewsomeWhen gdb connects, jump to Debug ROM and segfault.
2016-05-23 Tim NewsomeGutting direct-access gdb.
2016-05-23 Tim NewsomeFlush icache when using swbps and report to gdb.
2016-05-23 Tim NewsomeSoftware breakpoints seem to work.
2016-05-23 Tim NewsomeLooks like single step works.
2016-05-23 Tim NewsomeNow you can halt/continue from gdb.
2016-03-02 Andrew WatermanReturn to interactive mode after a trap
2016-03-02 Andrew WatermanFix ERET serialization strategy
2016-03-02 Andrew WatermanWIP on priv spec v1.9
2015-10-26 Andrew WatermanFix histogram for RVC
2015-09-16 Scott Beamercommit log now correctly prints privilege
2015-09-12 Scott Beamerprint out current privilege level (if commit log enabled)
2015-09-12 Scott Beamerprint out commit log (if enabled) for all privilege...
2015-09-09 Andrew WatermanImprove instruction fetch