do not set sv_changed
[soc.git] / src / soc / decoder /
2021-03-22 Luke Kenneth Casso... do not set sv_changed
2021-03-22 Tobias Platentestcase for _get_pgtable_addr
2021-03-22 Luke Kenneth Casso... read predicate mask from correct point in SVP64Asm
2021-03-21 Luke Kenneth Casso... naah. back to "sv." syntax for SVP64 assembly
2021-03-20 Luke Kenneth Casso... move radixmmu to unit test format
2021-03-20 Luke Kenneth Casso... sort out predicate zeroing in ISACaller
2021-03-20 Luke Kenneth Casso... attempting to add src/dest-zeroing to ISACaller
2021-03-19 Tobias Platentestcase for _get_pgtable_addr
2021-03-19 Luke Kenneth Casso... decode predicate src/dest zeroing in SVP64RMModeDecode
2021-03-18 Luke Kenneth Casso... comments / code-shuffle
2021-03-18 Luke Kenneth Casso... add MSR PR read in RADIXMMU ISACaller
2021-03-18 Luke Kenneth Casso... re-add auto-generated file simplev.py to gitignore
2021-03-18 Luke Kenneth Casso... experiment in radixmmu with returning addr_next (and...
2021-03-18 Luke Kenneth Casso... add sv_out2 to PowerDecode and PowerDecoder2
2021-03-18 Luke Kenneth Casso... cross-reference to bug #619
2021-03-18 Luke Kenneth Casso... add auto-generation of out2 column in SVP64RM
2021-03-18 Luke Kenneth Casso... add option to move RS in CSV file reading, for compatib...
2021-03-17 Luke Kenneth Casso... correct comments
2021-03-17 Luke Kenneth Casso... re-enable SVP64 ISACaller predicate tests
2021-03-17 Luke Kenneth Casso... add ascii graphic for extsw svp64 operation
2021-03-17 Luke Kenneth Casso... add more explanatory comments
2021-03-17 Luke Kenneth Casso... add twin-predicated extsw SVP64 ISACaller unit test
2021-03-17 Luke Kenneth Casso... add SVP64 dststep incrementing in PowerDecoder2, Testis...
2021-03-17 Luke Kenneth Casso... add CR-based predication to ISACaller
2021-03-17 Tobias Platencleanup raduxmmu._walk_tree
2021-03-17 Tobias Platencreate iterative mmu lookup loop
2021-03-17 Luke Kenneth Casso... add SVP64 INT-style predication to ISACaller
2021-03-17 Luke Kenneth Casso... add predication SVP64 unit test
2021-03-17 Luke Kenneth Casso... whoops shift has to be done at same bitwidth
2021-03-17 Luke Kenneth Casso... split out new_lookup function
2021-03-17 Luke Kenneth Casso... link up SVP64 RM Mode decoding into PowerDecoder2
2021-03-17 Luke Kenneth Casso... add priv and mode to RADIXMMU
2021-03-17 Luke Kenneth Casso... add instr_fetch mode to ISACaller Mem and RADIXMMU
2021-03-17 Luke Kenneth Casso... whitespace
2021-03-17 Luke Kenneth Casso... add in SVP64 RM Mode decoder
2021-03-16 Tobias Platenradixmmu: detect badtree
2021-03-16 Tobias Platenadd valid, leaf to loop
2021-03-16 Cesar StraussUse symbolic values for subfields and bits
2021-03-16 Cesar StraussDefine and initialise the mode variable, to be used...
2021-03-16 Cesar StraussRename class so it does not clash with the enum
2021-03-15 Cesar StraussFix import
2021-03-15 Tobias Platenadd rpte bitfields valid and leaf
2021-03-14 Luke Kenneth Casso... remove "sv." and replace with "sv" in all SVP64Asm
2021-03-13 Luke Kenneth Casso... add setvl unit test assertions, add 2nd test
2021-03-13 Luke Kenneth Casso... get first revision setvl operational in ISACaller
2021-03-13 Luke Kenneth Casso... add setvl unit test
2021-03-13 Luke Kenneth Casso... include SVSTATE in namespace, passing to ISACaller
2021-03-12 Jacob Lifshayadd setvl to decoder
2021-03-12 Jacob Lifshayautoformat code
2021-03-12 Luke Kenneth Casso... add OP_SETVL to MicrOp in power_enums.py
2021-03-12 Luke Kenneth Casso... add ability to set and distinguish RT=0 (RT_OR_ZERO...
2021-03-12 Luke Kenneth Casso... add more sophisticated checking of whether SVP64 loop...
2021-03-12 Luke Kenneth Casso... **FOR NOW** LD/ST relies on detection of twin-predicati...
2021-03-12 Jacob Lifshayadd forgotten PO (primary opcode) field to DecodeFields
2021-03-11 Luke Kenneth Casso... add detection of whether *full* 7-bit of RA is zero...
2021-03-11 Luke Kenneth Casso... add in SVP64 LD/ST basic test for ISACaller
2021-03-11 Luke Kenneth Casso... whoops sort out when svstate not active in ISACaller
2021-03-11 Luke Kenneth Casso... whoops PIDR is defined as 32-bits in SPRs.csv (and...
2021-03-11 Tobias Platenfix runtime error
2021-03-10 Tobias Platenradix: reading first page table entry
2021-03-10 Luke Kenneth Casso... add walk_tree arguments it needs
2021-03-09 Luke Kenneth Casso... fix address must convert to SelectableInt
2021-03-09 Luke Kenneth Casso... call decode_ptre on address to obtain shift, mbits...
2021-03-09 Tobias Platenwhitespace
2021-03-09 Tobias PlatenRADIX: call self._walk_tree in ld and st
2021-03-09 Luke Kenneth Casso... debug radix mmu ISACaller
2021-03-09 Tobias Platencomment out broken spr code
2021-03-09 Tobias Platen_walk_tree: access sprs
2021-03-09 Luke Kenneth Casso... create first check_perms RADIX ISACaller function
2021-03-09 Luke Kenneth Casso... move Mem class out of ISACaller
2021-03-09 Luke Kenneth Casso... cleanup imports
2021-03-09 Luke Kenneth Casso... move ISACaller RADIX MMU class to separate module
2021-03-09 Luke Kenneth Casso... add pgtable and pte calculation to RADIX ISACaller
2021-03-08 Luke Kenneth Casso... start adding _get_prtable_addr
2021-03-08 Luke Kenneth Casso... actually make it possible to disable svp64 on commandli...
2021-03-08 Luke Kenneth Casso... add option to cut out SVP64 from PowerDecoder2
2021-03-07 Cesar StraussFix missing NIA update on ISACaller
2021-03-07 Tobias PlatenRADIX: read SPRs
2021-03-07 Tobias PlatenRADIX: implement memassign and call
2021-03-05 Tobias Platenunit test: pass bool mmu
2021-03-05 Luke Kenneth Casso... add comments and more stub functions
2021-03-05 Luke Kenneth Casso... add segment_check function, plus quick test.
2021-03-05 Luke Kenneth Casso... add decode_prte function to RADIX
2021-03-05 Luke Kenneth Casso... add trivial LD/ST redirectors into RADIX ISACaller
2021-03-04 Luke Kenneth Casso... whitespace
2021-03-04 Tobias Platenupdate test_caller_radix.py
2021-03-04 Tobias PlatenISACaller: add option mmu
2021-03-04 Luke Kenneth Casso... whoops microwatt already allocates SPR 720
2021-03-04 Luke Kenneth Casso... add comments from gem5-experimental mmu
2021-03-04 Luke Kenneth Casso... add cached pgtbl0/3
2021-03-04 Luke Kenneth Casso... add two functions for checking permissions, to be based...
2021-03-03 Tobias Platenadd RADIX skeleton and unit test
2021-03-03 Luke Kenneth Casso... add debug strings
2021-03-03 Luke Kenneth Casso... remove singleton pattern
2021-03-02 Luke Kenneth Casso... operating correctly, not directing MMU SPRs to SPR...
2021-03-01 Luke Kenneth Casso... Revert "fix Bug 607 - unnecessary code added related...
2021-03-01 Luke Kenneth Casso... move SVP64 RM decoder to separate module
2021-02-28 Luke Kenneth Casso... start on SVP64 RM Mode decoder
2021-02-28 Luke Kenneth Casso... more SVP64 enums
2021-02-28 Luke Kenneth Casso... add SVP64 RM sub-field enums
next