projects / riscv-isa-sim.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN
2017-02-02 Andrew WatermanFor FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN
 commit | commitdiff | tree
2017-02-02 Andrew WatermanSet xPIE=1 on xRET
 commit | commitdiff | tree
2017-01-08 Andrew WatermanOnly allow SIP.SSIP to be toggled if the interrupt...
commit | commitdiff | tree
2017-01-08 Andrew WatermanMake SIP.STIP read-only
 commit | commitdiff | tree
2016-11-14 Andrew WatermanFix 32-bit host portability bug
 commit | commitdiff | tree
2016-11-10 Andrew WatermanAMOs should always return store faults, not load faults
 commit | commitdiff | tree
Simple-V augmented version of spike