Implement a debug port on the pseudo 1W/1R SRAM