reduce versa_ecp5 clock freq to 50 mhz, reduce bit-width of XICS addressing