git.libre-soc.org Git - sifive-blocks.git/search

2017-08-10	Wesley W. Terpstra	uart: make it easy to simulate large text printouts...	commit \| commitdiff \| tree
2017-07-26	Wesley W. Terpstra	spi: remove removed sink arg	commit \| commitdiff \| tree
2017-06-30	Wesley W. Terpstra	vc707 axi enhancements (#24)	commit \| commitdiff \| tree
2017-06-29	Wesley W. Terpstra	mig: fix MemoryDevice to use 'reg' properly	commit \| commitdiff \| tree
2017-06-29	Wesley W. Terpstra	spi: include mem region (#23)	commit \| commitdiff \| tree
2017-06-29	Wesley W. Terpstra	diplomacy: add reg-names to devices (#22)	commit \| commitdiff \| tree
2017-06-15	Wesley W. Terpstra	spi: add dts ranges field for memory mapped spi (#19)	commit \| commitdiff \| tree
2017-06-02	Wesley W. Terpstra	vc707axi: track rocketchip API changes (#16)	commit \| commitdiff \| tree
2017-05-14	Wesley W. Terpstra	uart: power-on with the right divider for the design...	commit \| commitdiff \| tree
2017-05-13	Wesley W. Terpstra	Merge pull request #14 from sifive/async-pcie	commit \| commitdiff \| tree
2017-05-13	Wesley W. Terpstra	vc707mig: use an external ibuf	commit \| commitdiff \| tree
2017-05-13	Wesley W. Terpstra	xilinxvc707pciex1: push to a dedicated clock domain	commit \| commitdiff \| tree
2017-05-11	Wesley W. Terpstra	xilinx mig: put a buffer infront of the controller...	commit \| commitdiff \| tree
2017-05-08	Wesley W. Terpstra	xilinxvc707pciex1: better wrapper for AXI4-Lite control...	commit \| commitdiff \| tree
2017-04-26	Wesley W. Terpstra	axi4: switch to new pipelined converters	commit \| commitdiff \| tree
2017-03-03	Wesley W. Terpstra	xilinx pcie: add the high PCIe address bits (physical...	commit \| commitdiff \| tree
2017-03-03	Wesley W. Terpstra	Merge pull request #4 from sifive/periphery-keys	commit \| commitdiff \| tree
2017-03-03	Wesley W. Terpstra	devices: include DTS meta-data	commit \| commitdiff \| tree
2017-03-03	Wesley W. Terpstra	devices: create periphery keys for all devices	commit \| commitdiff \| tree
2017-02-04	Wesley W. Terpstra	xilinx mig: track changes in rocket-chip	commit \| commitdiff \| tree
2017-02-01	Wesley W. Terpstra	sifive-blocks: trust diplomacy to get names right	commit \| commitdiff \| tree
2017-01-31	Wesley W. Terpstra	spi: work around ucb-bar/chisel3#472	commit \| commitdiff \| tree
2017-01-30	Wesley W. Terpstra	xilinx ip: adjust to new diplomacy API	commit \| commitdiff \| tree
2017-01-21	Wesley W. Terpstra	xilinx pcie: put buffers before the outputs to the...	commit \| commitdiff \| tree
2017-01-20	Wesley W. Terpstra	mig: track change to Blind port API in rocket	commit \| commitdiff \| tree
2016-12-07	Wesley W. Terpstra	LazyModule: provide Parameters	commit \| commitdiff \| tree
2016-12-07	Wesley W. Terpstra	xilinx pcie: bytes, not bits	commit \| commitdiff \| tree
2016-12-03	Wesley W. Terpstra	RegMapFIFO: amoor.w can do thread-safe TX	commit \| commitdiff \| tree

Unnamed repository; edit this file 'description' to name the repository.

RSS Atom