[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / mmu.h
2011-06-12 Andrew Waterman[xcc] minor performance tweaks
2011-06-12 Andrew Waterman[xcc] tlb now stores host addresses
2011-06-11 Andrew Waterman[xcc] cleaned up mmu code
2011-06-01 Andrew Waterman[sim] fault on failed addr translations
2011-05-31 Andrew Waterman[sim] minor sim cleanup
2011-05-29 Andrew Waterman[sim,opcodes] improved sim build and run performance
2011-05-29 Andrew Waterman[fesvr,xcc,sim] fixed multicore sim for akaros
2011-05-16 Andrew Waterman[sim,pk] cleanups & initial virtual memory support
2011-05-14 Andrew Waterman[sim] initial support for virtual memory
2011-05-06 Andrew Waterman[sim] fixed building sim without cache simulators
2011-05-01 Andrew Waterman[sim] hacked in a dcache simulator
2011-04-15 Andrew Waterman[sim] added icache simulator (disabled by default)
2011-04-12 Andrew Waterman[sim,pk] fixed minor pk bugs and trap codes
2011-04-12 Andrew Waterman[xcc,sim,opcodes] more rvc instructions and bug fixes
2011-04-10 Andrew Waterman[xcc, sim] added rvc insn c.li; misc fixes
2011-04-10 Andrew Waterman[xcc,pk,sim,opcodes] added first RVC instruction
2010-10-05 Andrew Waterman[xcc,sim] eliminated vectored traps
2010-09-11 Andrew Waterman[sim, pk] cleaned up exception vectors and FP exc flags
2010-07-29 Andrew Waterman[sim,xcc] Changed instruction format to RISC-V
2010-07-19 Andrew WatermanReorganized directory structure