Implement 1W/1R with a transparent (or not) read port.